## Features

- Temperature ranges
a Commercial: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
a Industrial: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
a Automotive-A: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
a Automotive-E: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- High speed
$\square \mathrm{t}_{\mathrm{AA}}=15 \mathrm{~ns}$ (Automotive)
■ Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Low active power
a 825 mW (maximum)
- Automatic power down when deselected

■ Independent control of upper and lower bits
■ Available in Pb-free and non Pb-free 44-pin TSOP II and 44-pin 400-mil-wide SOJ

## Functional Description

The CY7C1021BN/CY7C10211BN is a high performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.
Writing to the device is accomplished by taking Chip Enable ( $\overline{\mathrm{CE}}$ ) and Write Enable ( $\overline{\mathrm{WE}}$ ) inputs LOW. If Byte Low Enable ( $\overline{\mathrm{BLE}}$ ) is LOW, then data from the input/output ( $\mathrm{I} / \mathrm{O}$ ) pins ( $\mathrm{I} / \mathrm{O}_{1}$ through $\mathrm{I} / \mathrm{O}_{8}$ ), is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ). If Byte High Enable ( $\overline{\mathrm{BHE}}$ ) is LOW, then data from $\mathrm{I} / \mathrm{O}$ pins $\left(\mathrm{I} / \mathrm{O}_{9}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{16}\right)$ is written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading from the device is accomplished by taking $\overline{\mathrm{CE}}$ and Output Enable ( $\overline{\mathrm{OE}}$ ) LOW while forcing WE HIGH. If $\overline{\mathrm{BLE}}$ is LOW, then data from the memory location specified by the address pins appears on $\mathrm{I} / \mathrm{O}_{1}$ to $\mathrm{I} / \mathrm{O}_{8}$. If $\overline{\mathrm{BHE}}$ is LOW, then data from memory appears on $\mathrm{I} / \mathrm{O}_{9}$ to $\mathrm{I} / \mathrm{O}_{16}$. See the Truth Table on page 9 for a complete description of read and write modes.
The I/O pins ( $\mathrm{I} / \mathrm{O}_{1}$ through $\mathrm{I} / \mathrm{O}_{16}$ ) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ), the $\overline{\mathrm{BHE}}$ and $\overline{\mathrm{BLE}}$ are disabled ( $\overline{\mathrm{BHE}}, \overline{\mathrm{BLE}}$ HIGH), or during a write operation (CE LOW, WE LOW).
The CY7C1021BN/CY7C10211BN is available in standard 44 -pin TSOP type II and 44 -pin 400 -mil-wide SOJ packages. Use part number CY7C1021BN when ordering $15 \mathrm{~ns} \mathrm{t}_{\mathrm{AA}}$.

## Logic Block Diagram



## Contents

Selection Guide ..... 3
Pin Configuration ..... 3
Pin Definitions ..... 3
Maximum Ratings ..... 4
Operating Range ..... 4
Electrical Characteristics ..... 4
Capacitance ..... 5
Thermal Resistance ..... 5
AC Test Loads and Waveforms ..... 5
Switching Characteristics ..... 6
Switching Waveforms .....  7
Truth Table ..... 9
Ordering Information ..... 10
Ordering Code Definitions ..... 10
Package Diagrams ..... 11
Acronyms ..... 12
Document Conventions ..... 12
Units of Measure ..... 12
Document History Page ..... 13
Sales, Solutions, and Legal Information ..... 14
Worldwide Sales and Design Support ..... 14
Products ..... 14
PSoC Solutions ..... 14

## Selection Guide

| Description |  | CY7C1021B-15 |
| :--- | :--- | :---: |
| Maximum access time (ns) |  | 15 |
| Maximum operating current (mA) | Commercial/Industrial | 130 |
|  | Automotive-A | 130 |
|  | Automotive-E | 130 |
|  | Commercial/Industrial | 10 |
|  | Commercial/Industrial (L version) | 0.5 |
|  | Automotive-A (L version) | 0.5 |
|  | Automotive-E | 15 |

## Pin Configuration

Figure 1. 44-pin SOJ/TSOP II (Top View)


## Pin Definitions

| Pin Name | Pin Number | I/O Type | Description |
| :---: | :---: | :---: | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{15}$ | $1-5,18-21,24-27,42-44$ | Input | Address inputs used to select one of the address locations. |
| $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{16}$ | $7-10,13-16,29-32$, <br> $35-38$ | Input/Output | Bidirectional data I/O lines. Used as input or output lines depending on <br> operation. |
| NC | $22,23,28$ | No Connect | Not connected to the die. |
| $\overline{\mathrm{WE}}$ | 17 | Input/Control | Write enable input, active LOW. When selected LOW, a write is conducted. <br> When deselected HIGH, a read is conducted. |
| $\overline{\mathrm{CE}}$ | 6 | Input/Control | Chip enable input, active LOW. When LOW, selects the chip. When HIGH, <br> deselects the chip. |
| $\overline{\mathrm{BHE}, \overline{\mathrm{BLE}}}$ | 40,39 | Input/Control | Byte enable select inputs, active LOW. $\overline{\mathrm{BHE}}$ controls $\mathrm{I} / \mathrm{O}_{16}-\mathrm{I} / \mathrm{O}_{9}, \overline{\mathrm{BLE}}$ <br> controls I/O $-\mathrm{I} / \mathrm{O}_{1}$. |
| $\overline{\mathrm{OE}}$ | 41 | Input/Control | Output enable, active LOW. Controls the direction of the I/O pins. When <br> LOW, the I/O pins are allowed to behave as outputs. When deasserted <br> IIGH, I/O pins are tristated, and act as input data pins. |
| $\mathrm{V}_{\mathrm{SS}}$ | 12,34 | Ground | Ground for the device. Should be connected to ground of the system. <br> $\mathrm{V}_{\mathrm{CC}}$ |

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient temperature with power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply voltage on
$\mathrm{V}_{\mathrm{CC}}$ relative to $\mathrm{GND}^{[1]}$ $\qquad$
DC voltage applied to outputs
in High Z state ${ }^{[1]}$
0.5 V to $\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}$

DC input voltage ${ }^{[1]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Current into outputs (LOW)
20 mA
Static discharge voltage
(per MIL-STD-883, Method 3015) .......................... > 2001 V
Latch-up current ................................................... > 200 mA

## Operating Range

| Range | Ambient Temperature $\left(\mathbf{T}_{\mathbf{A}}\right)^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Automotive-A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Automotive-E | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |

## Electrical Characteristics

Over the operating range

| Parameter | Description | Test Conditions |  | -15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4.0$ | mA | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~m}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  |  | 2.2 | 6.0 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW voltage ${ }^{[1]}$ |  |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input leakage current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | Commercial / Industrial | -1 | +1 | $\mu \mathrm{A}$ |
|  |  |  | Automotive-A | -1 | +1 | $\mu \mathrm{A}$ |
|  |  |  | Automotive-E | -4 | +4 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output leakage current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$, <br> Output Disabled | Commercial / Industrial | -1 | +1 | $\mu \mathrm{A}$ |
|  |  |  | Automotive-A | -1 | +1 | $\mu \mathrm{A}$ |
|  |  |  | Automotive-E | -4 | +4 | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\text {CC }}$ operating supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Commercial / Industrial | - | 130 | mA |
|  |  |  | Automotive-A | - | 130 |  |
|  |  |  | Automotive-E | - | 130 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE power down current-TTL inputs | $\begin{aligned} & \operatorname{Max}_{V_{C C},} \overline{C E} \geq V_{\text {IH }}, \\ & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L}, \\ & f=f_{\text {MAX }} \end{aligned}$ | Commercial / Industrial | - | 40 | mA |
|  |  |  | Automotive-A | - | 40 |  |
|  |  |  | Automotive-E | - | 50 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE power down current-CMOS inputs | $\begin{aligned} & \text { Max } V_{C C}, \\ & C E \\ & V_{\text {IN }} \geq V_{C C}-0.3 \mathrm{~V}, \\ & \text { or } V_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | Commercial / Industrial | - | 10 | mA |
|  |  |  | Commercial / Industrial (L) | - | 0.5 |  |
|  |  |  | Automotive-A (L) | - | 0.5 |  |
|  |  |  | Automotive-E | - | 15 |  |

[^0]
## Capacitance

| Parameter $^{[3]}$ | Description | Test Conditions | Max | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance |  | 8 | pF |

## Thermal Resistance

| Parameter ${ }^{[3]}$ | Description | Test Conditions | 44-pin SOJ | 44-pin TSOP II | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance <br> (junction to ambient) | Test conditions follow standard test <br> methods and procedures for measuring <br> thermal impedance, per EIA / JESD51. | 64.32 | 76.89 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\Theta_{\mathrm{JC}}$ | Thermal resistance <br> (junction to case) | 31.03 | 14.28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms


Equivalent to: THÉVENIN OUTPUTO $\underbrace{167 \Omega}_{\text {EQUIVALENT }}$

Note
3. Tested initially and after any design or process changes that may affect these parameters.

## Switching Characteristics

Over the operating range

| Parameter ${ }^{[4]}$ | Description | CY7C1021B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 15 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid | - | 15 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data hold from address change | 3 | - | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to data valid | - | 15 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to data valid | - | 7 | ns |
| tizoe | $\overline{\mathrm{OE}}$ LOW to low $\mathrm{Z}^{[4]}$ | 0 | - | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to high $\mathrm{Z}^{[5,6]}$ | - | 7 | ns |
| tızCE | $\overline{\mathrm{CE}}$ LOW to low $\mathrm{Z}^{[5]}$ | 3 | - | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to high $\mathrm{Z}^{[5,6]}$ | - | 7 | ns |
| $\mathrm{t}_{\text {Pu }}$ | $\overline{\mathrm{CE}}$ LOW to power up | 0 | - | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to power down | - | 15 | ns |
| $t_{\text {dbe }}$ | Byte enable to data valid | - | 7 | ns |
| $t_{\text {LZBE }}$ | Byte enable to low $Z^{[5]}$ | 0 | - | ns |
| $t_{\text {HZBE }}$ | Byte disable to high $\mathrm{Z}^{[5,6]}$ | - | 7 | ns |
| Write Cycle ${ }^{[7]}$ |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write cycle time | 15 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to write end | 10 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address setup to write end | 10 | - | ns |
| $\mathrm{t}_{\text {HA }}$ | Address hold from write end | 0 | - | ns |
| $\mathrm{t}_{\text {SA }}$ | Address setup to write start | 0 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to write end | 8 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 | - | ns |
| tLZWE | $\overline{\text { WE }}$ HIGH to low $\mathrm{Z}^{[5]}$ | 3 | - | ns |
| $\mathrm{t}_{\text {HzWE }}$ | $\overline{\text { WE }}$ LOW to high $\mathrm{Z}^{[5,6]}$ | - | 7 | ns |
| $\mathrm{t}_{\mathrm{BW}}$ | Byte enable to write end | 9 | - | ns |

[^1]Switching Waveforms
Figure 3. Read Cycle No. $1^{[8,9]}$


Figure 4. Read Cycle No. $2\left(\overline{\mathrm{OE}}\right.$ Controlled) ${ }^{[9,10]}$


[^2]Figure 5. Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[11,12]}$


Figure 6. Write Cycle No. 2 ( $\overline{\mathrm{BLE}}$ or $\overline{\mathrm{BHE}}$ Controlled)


[^3]Figure 7. Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW)


Truth Table

| $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | $\overline{\text { BLE }}$ | BHE | $\mathrm{I} / \mathrm{O}_{1}-\mathrm{I} / \mathrm{O}_{8}$ | $\mathrm{I} / \mathrm{O}_{9}-\mathrm{l} / \mathrm{O}_{16}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | High Z | High Z | Power down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | L | H | L | L | Data out | Data out | Read - All bits | Active ( $\mathrm{I}_{\text {CC }}$ ) |
|  |  |  | L | H | Data out | High Z | Read - Lower bits only | Active ( $\mathrm{l}_{\mathrm{CC}}$ ) |
|  |  |  | H | L | High Z | Data out | Read - Upper bits only | Active ( $\mathrm{I}_{\text {cc }}$ ) |
| L | X | L | L | L | Data In | Data In | Write - All bits | Active ( $\mathrm{l}_{\mathrm{CC}}$ ) |
|  |  |  | L | H | Data In | High Z | Write - Lower bits only | Active ( $\mathrm{ICC}^{\text {) }}$ |
|  |  |  | H | L | High Z | Data In | Write - Upper bits only | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | H | H | X | X | High Z | High Z | Selected, outputs disabled | Active ( $\mathrm{ICC}^{\text {) }}$ |
| L | X | X | H | H | High Z | High Z | Selected, outputs disabled | Active ( ICC ) |

## Ordering Information

Cypress offers other versions of this product type in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturers' representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C1021BNL-15VXC | 51-85082 | 44-pin (400-mil) Molded SOJ (Pb-free) | Commercial |
|  | CY7C1021BN-15VXE |  |  | Automotive-E |
|  | CY7C1021BNL-15ZXI | 51-85087 | 44-pin TSOP Type II (Pb-free) | Industrial |
|  | CY7C1021BNL-15ZSXA | 51-85087 | 44-pin TSOP Type II (Pb-free) | Automotive-A |
|  | CY7C1021BN-15ZSXE |  |  | Automotive-E |

## Ordering Code Definitions

CY ${ }^{7}$ C

## Package Diagrams

Figure 8. 44-pin Molded SOJ (400-Mil) V44.4


Figure 9. 44-pin TSOP Z44-II


## Acronyms

| Acronym | Description |
| :--- | :--- |
| $\overline{\mathrm{BHE}}$ | byte high enable |
| $\overline{\mathrm{BLE}}$ | byte low enable |
| $\overline{\mathrm{CE}}$ | chip enable |
| CMOS | complementary metal oxide semiconductor |
| $\mathrm{I} / \mathrm{O}$ | input/output |
| $\overline{\mathrm{OE}}$ | output enable |
| SOJ | small outline J-lead |
| SRAM | static random access memory |
| TSOP | thin small outline package |
| TTL | transistor-transistor logic |
| $\overline{\mathrm{WE}}$ | write enable |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| MHz | Mega Hertz |
| $\mu \mathrm{A}$ | micro Amperes |
| mA | milli Amperes |
| mm | milli meter |
| mW | milli Watts |
| ns | nano seconds |
| $\Omega$ | ohms |
| $\%$ | percent |
| pF | pico Farad |
| V | Volts |
| W | Watts |

## Document History Page

| Document Title: CY7C1021BN, CY7C10211BN, 1-Mbit (64 K × 16) Static RAM Document Number: 001-06494 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change |
| ** | 423877 | See ECN | NXR | New datasheet |
| *A | 505726 | See ECN | NXR | Removed IOS parameter from DC Electrical Characteristics table. <br> Added Automotive products <br> Updated ordering Information table |
| *B | 2897061 | 03/22/10 | AJU | Removed obsolete parts from ordering information table Updated package diagrams |
| *C | 2947254 | 06/08/10 | RAME | Corrected 'Byte write select inputs' to 'Byte Enable select inputs' on page 2. Added ohm ( $\Omega$ )symbol inThevenin equivalent circuit on page 4. Included $T_{\text {HZBE }}$ and $T_{\text {LZBE }}$ to Switching Characteristics table footnote 2 Included operating range for CY7C1021BNL-15ZXI in ordering information table. |
| *D | 3328634 | 26/07/2011 | AJU | Updated Features (Removed the information associated with speed bins -10 and -12). <br> Removed the note "For best practice recommendations, refer to the Cypress application note, SRAM System Design Guidelines-AN1064." in page 1 and its reference in Functional Description. <br> Updated Functional Description (Removed the information associated with speed bins -10 and -12 ). <br> Updated Selection Guide (Removed the information associated with speed bins -10 and -12). <br> Updated Electrical Characteristics (Removed the information associated with speed bins -10 and -12). <br> Updated Switching Characteristics (Removed the information associated with speed bins -10 and -12). <br> Updated Ordering Information. <br> Added Acronyms and Units of Measure. <br> Updated in new template. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturers' representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes

    1. $\mathrm{V}_{\mathrm{IL}}(\min )=.-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ for pulse durations of less than 20 ns .
    2. $\mathrm{T}_{\mathrm{A}}$ is the "Instant On " case temperature.
[^1]:    Notes
    4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and 30 pF load capacitance.
    5. At any temperature and voltage condition, $t_{H Z C E}$ is less than $t_{L Z C E}, t_{H Z O E}$ is less than $t_{L Z O E}$, $t_{H Z B E}$ is less than $t_{L Z B E}$, and $t_{H Z W E}$ is less than $t_{L Z W E}$ for any device.
    6. $t_{H Z O E}, t_{H Z B E}, t_{H Z C E}$, and $t_{H Z W E}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage. 7. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW, and BHE / BLE LOW. CE, WE, and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.

[^2]:    Notes
    8. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{BHE}}$, and $\overline{\mathrm{BHE}}=\mathrm{V}_{\mathrm{IL}}$.
    9. WE is HIGH for read cycle
    10. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

[^3]:    Notes
    11. Data $I / O$ is high impedance if $\overline{O E}$ or $\overline{B H E}$ and/or $\overline{B L E}=V_{I H}$.
    12. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ going HIGH, the output remains in a high impedance state.

